References

1

Z. Barzilai, J. L. Carter, B. K. Rosen, and J. D. Rutledge, ``HSS - a high-speed simulator,'' IEEE Transactions on Computer-Aided Design, vol. 6, pp. 601-616, July 1987.

2

C. Hansen, ``Hardware logic simulation by compilation,'' in 25th ACM/IEEE Design Automation Conference, pp. 712-715, 1988.

3

E. J. Shriver and K. A. Sakallah, ``RAVEL: assigned-delay compiled-code logic simulation,'' in Proceedings of the 1992 IEEE International Conference on Computer-Aided Design, pp. 364-368, Nov. 1992.

4

Z. Wang and P. M. Maurer, ``LECSIM: A levelized event driven compiled logic simulator,'' in 27th ACM/IEEE Design Automation Conference, pp. 491-496, 1990.

5

D. M. Lewis, ``A hierarchical compiled code event-driven logic simulator,'' IEEE Transactions on Computer-Aided Design, vol. 10, pp. 726-737, June 1991.

6

E. G. Ulrich and D. Herbert, ``Speed and accuracy in digital network simulation based on structural modeling,'' in 19th ACM/IEEE Design Automation Conference, 1982.

7

R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S.-W. Liao, C.-W. Tseng, M. Hall, M. Lam, and J. Hennessy, ``SUIF: An infrastructure for research on parallelizing and optimizing compilers,'' ACM SIGPLAN Notices, vol. 29, pp. 31-37, Dec. 1994.

8

S. L. Coumeri and D. E. Thomas, ``Benchmark descriptions for comparing the performance of Verilog and VHDL simulators,'' in Proceedings of the 1994 International Verilog HDL Conference, pp. 14-16, Mar. 1994.