Up: Limits of Control Previous: Conclusion

References

1
D. Bernstein and M. Rodeh. Global Instruction Scheduling for Superscalar Machines. In Proceedings of the ACM SIGPLAN'91 Conference on Programming Language Design and Implementation, pages 241-255, June 1991.

2
R. P. Colwell, R. P. Nix, J. O'Donnell, D. B. Papworth, and P. K. Rodman. A VLIW Architecture for a Trace Scheduling Compiler. IEEE Transactions on Computers, C-37(8):967-979, Aug. 1988.

3
R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. An Efficient Method of Computing Static Single Assignment Form. In Proceedings of the 16th Annual ACM Symposium on Principles of Programming Languages, pages 25-35, Jan. 1989.

4
J. A. Fisher. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers, C-30(7):478-490, July 1981.

5
P. Y. T. Hsu and E. S. Davidson. Highly Concurrent Scalar Processing. In Proceedings of the 13th Annual International Symposium on Computer Architecture, pages 386-395, June 1986.

6
W. W. Hwu, T. M. Conte, and P. P. Chang. Comparing Software and Hardware Schemes For Reducing the Cost of Branches. In Proceedings of the 16th Annual International Symposium on Computer Architecture, pages 224-233, May 1989.

7
M. Johnson. Superscalar Microprocessor Design. Prentice Hall, Englewood Cliffs, NJ, 1990.

8
S. McFarling and J. Hennessy. Reducing the Cost of Branches. In Proceedings of the 13th Annual International Symposium on Computer Architecture, pages 396-404, June 1986.

9
K. Murakami, N. Irie, M. Kuga, and S. Tomita. SIMP (Single Instruction stream/Multiple instruction Pipelining): A Novel High-Speed Single-Processor Architecture. In Proceedings of the 16th Annual International Symposium on Computer Architecture, pages 78-85, May 1989.

10
A. Nicolau and J. A. Fisher. Measuring the Parallelism Available for Very Long Instruction Word Architectures. IEEE Transactions on Computers, C-33(11):968-976, Nov. 1984.

11
Y. N. Patt, S. W. Melvin, W. Hwu, and M. Shebanow. Critical Issues Regarding HPS, A High Performance Microarchitecture. In Proceedings of the 18th Annual Workshop on Microprogramming, pages 109-116, Dec. 1985.

12
E. M. Riseman and C. C. Foster. The Inhibition of Potential Parallelism by Conditional Jumps. IEEE Transactions on Computers, C-21(12):1405-1411, Dec. 1972.

13
J. E. Smith and A. R. Pleszkun. Implementation of Precise Interrupts in Pipelined Processors. In Proceedings of the 12th Annual International Symposium on Computer Architecture, pages 36-44, June 1985.

14
M. D. Smith, M. Johnson, and M. A. Horowitz. Limits on Multiple Instruction Issue. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 290-302, Apr. 1989.

15
M. D. Smith, M. S. Lam, and M. A. Horowitz. Boosting Beyond Static Scheduling in a Superscalar Processor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 344-354, May 1990.

16
G. S. Sohi and S. Vajapeyam. Instruction Issue Logic for High-Performance, Interruptible Pipelined Processors. In Proceedings of the 14th Annual International Symposium on Computer Architecture, pages 27-34, June 1987.

17
D. W. Wall. Limits of Instruction-Level Parallelism. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 176-188, Apr. 1991.



Up: Limits of Control Previous: Conclusion


Bob Wilson